


SM5806P (Digital Filter)

(1) External diagram

SM5806P



(2) Internal block diagram



(3) Pin functions

SM5806P

Pin No.	Pin Name	NO	Function
1	Y13	O	Parallel data inverted output (inversion BIT 13)
2	Y14	O	Parallel data inverted output (inversion BIT 14)
3	Y15	O	Parallel data inverted output (inversion BIT 15)
4	Y16	O	Parallel data inverted output (inversion MSB)
5	Vdd	—	Power supply
6	CK IN	I	System clock input
7	SCSL	Ip	"H" = system clock 96 fs; "L" = system clock 98 fs.
8	BCI	Ip	44.1 kHz synchronization clock input
9	WCKI	Ip	88.2 kHz synchronization clock input
10	SIMD	Ip	"H" = serial input mode 1; "L" = serial input mode 2.
11	BCSL	Ip	"H" = data readin at rise of BCKI
12	BCKI	Ip	"L" = data readin at fall of BCKI
13	DIN	Ip	Bit clock input
14	Vss	—	Serial data input
15	DGB	O	GND
			B channel de-glitch control output
16	DGA	O	A channel de-glitch control output
17	Y1	O	Parallel data inverted output (inversion LSB)
18	Y2	O	Parallel data inverted output (inversion BIT 2)
19	Y3	O	Parallel data inverted output (inversion BIT 3)
20	Y4	O	Parallel data inverted output (inversion BIT 4)
21	Y5	O	Parallel data inverted output (inversion BIT 5)
22	Y6	O	Parallel data inverted output (inversion BIT 6)
23	Y7	O	Parallel data inverted output (inversion BIT 7)
24	Y8	O	Parallel data inverted output (inversion BIT 8)
25	Y9	O	Parallel data inverted output (inversion BIT 9)
26	Y10	O	Parallel data inverted output (inversion BIT 10)
27	Y11	O	Parallel data inverted output (inversion BIT 11)
28	Y12	O	Parallel data inverted output (inversion BIT 12)